1-bit and 2-bit Comparator Designs and Analyses for Quantum-Dot Cellular Automata

Mallaiah A^1*, Swamy GN² and Padmapriya K³

¹Research Scholar, JNTUA, Anthapuramu, A.P, India

²Department of EIandE, VR Siddhartha Engineering College, Vijayawada, A.P, India

³Department of ECE, JNTUK, Kakinada, A.P, India

*Corresponding Author : Mallaiah A
Research Scholar, JNTUA, Anthapuramu, A.P, India
E-mail: malli797@gmail.com

Received: November 15, 2017 Accepted: January 05, 2018 Published: January 11, 2018

Citation: Mallaiah A, Swamy GN, Padmapriya K (2018) 1-bit and 2-bit Comparator Designs and Analyses for Quantum-Dot Cellular Automata. J Nanomater Mol Nanotechnol 7:2. doi: 10.4172/2324-8777.1000240

In computerized PCs number of arithmetic operations, the comparator is the vital equipment unit, composed of CMOS innovation. Another procedure named as Quantum Cellular Automata (QCA) will supplant the CMOS outlines, having leverage concerning zone, control utilization, and latency. The primary QCA circuits planned with the inverter and majority voter entryways. In this paper, we utilize the clocking method 180º out of phase clock hybrid to outline the 1-bit comparator and contrast and the current outcomes. The new proposed wire crossing plan lessens the quantity of cells required to configuration, power and area necessities. Besides, we planned 2-bit comparator with 11 number of majority voters, 2 number of crossovers with 0.38 um^2 area, 203 number of cells. The designed 1-bit comparator contrast and the past outcomes where cells, region, defer demonstrates 53.57%, 50%, 33.32% improvement respectively.