Spanish 
Chinese 
Russian 
German 
French 
Japanese 
Portuguese 
Hindi Research Article, J Electr Eng Electron Technol Vol: 2 Issue: 1
An Alternative Modeling Methodology for Interconnects used in High-Speed CMOS Integrated Circuits
| Mónico Linares-Aranda*, Reydezel Torres-Torres and Oscar González-Díaz | |
| Instituto Nacional de Astrofísica, Óptica y Electrónica (INAOE), USA | |
| Corresponding author : Mónico Linares-Aranda Luis Enrique Erro, No. 1, Sta. María Tonantzintla, Puebla, México. C. P. 72000, USA Tel: +52 (222) 2 47-05-17;Fax: +52 (222) 2 47-05-17 E-mail: mlinares@inaoep.mx |
|
| Received: May 05, 2013 Accepted: May 30, 2013 Published: June 03, 2013 | |
| Citation: Linares-Aranda M, Torres-Torres R, González-Díaz O (2013) An Alternative Modeling Methodology for Interconnects used in High-Speed CMOS Integrated Circuits. J Electr Eng Electron Technol 2:1. doi:10.4172/2325-9833.1000107 |
Abstract
An Alternative Modeling Methodology for Interconnects used in High-Speed CMOS Integrated Circuits
In this paper, an alternative modeling methodology for on-chip interconnects used in the high-speed Systems on Chip is proposed. The methodology is developed from S-parameter measurements of on-chip microstrip lines, fabricated on a silicon substrate using a 0.35 μm Complementary Metal-Oxide-Semiconductor Technology, in order to determine effective circuit models and frequency dependent parameters used to represent the delay and losses associated with interconnection lines. An equation that allows to analytically determining the optimum number of sections for an RLC distributed equivalent model to accurately represent an interconnection line within specific frequency ranges is derived. The modeling methodology was applied to interconnection lines of several lengths, and up to 35 GHz obtaining good simulationexperiment correlations.
